毕业设计---基于FPGA的声场测试仪的设计

《毕业设计---基于FPGA的声场测试仪的设计》由会员分享，可在线阅读，更多相关《毕业设计---基于FPGA的声场测试仪的设计（93页珍藏版）》请在毕设资料网上搜索。

1、I 基于 FPGA 的声场测试仪设计 摘要 自 FPGA 诞生以来， 伴随着硬件描述语言的发展及器件性能的提升， FPGA 运用越来越广泛，在某些领域已经取代了单片机、DSP 等嵌入式设备并运用 到了各种产品中。本系统以 SOPC 技术为核心，辅以必要的数模转换电路，以 及相关的外围模拟电路， 构成了一个基于 SOPC 技术的声场测定系统。 其主要 功能模块有信号处理模块、信号采集模块、VGA 控制模块、锁相环模块、数 据读取模块、数据转换模块。整个系统使用 Quartus II 和 SOPC Builder 软件进 行设计，包括 Nios II 处理器、Flash接口、SDRAM 接口等。采

2、用 C 语言编程 实现数据在片外存储器之间的传输、VGA 的显示以及信号采集。设计最终下 载到 Altera 公司的 Cyclone II 系列 FPGA 中，设计灵活，调试方便。 关键词：关键词：声场测试 FPGA Nios II SOPC VGA 接口 位图文件结构 II Design of the sound field detector based on FPGA Abstract FPGA, short for Field-Programmable Gate Array, accompany with the development of hardware description l

3、anguage, has been applied significantly broadly.It has taken the place of singlechip 、 DSP in some aspects and has been applied to various kinds of products.The center part of the system is technology of SOPC.With necessary D/A circuit and analog circuit.It constructed a sound field detector based o

4、n SOPC.Its main function blocks are VGA control block, PLL block, signal pickup block,signal processing block,data reading block and data transmission. The whole system is designed in Quartus II and SOPC Builder,which contains Nios II processor, Avalon Tristate Bridge, Flash interface and SDRAM interface etc. The system uses C language to compile program realizing data transmission between Flash and SDRAM,VGA display and signal pickup.The design is downloaded into FPGA device which belongs to th