基于Labview的虚拟函数信号发生器的设计外文翻译

《基于Labview的虚拟函数信号发生器的设计外文翻译》由会员分享，可在线阅读，更多相关《基于Labview的虚拟函数信号发生器的设计外文翻译（10页珍藏版）》请在毕设资料网上搜索。

1、1 中文 1963 字 Labview-based virtual function Signal Generator V Marozas, R Jurkonis 1 Introduction Since 1986, the U.S. NI (National Instrument) companies to the concept of virtual instrumentation, along with computer technology and measurement technology, virtual instrument technology has also been d

2、eveloped rapidly. Virtual instrument means: use of the existing PC, with a specially designed instrument hardware and proprietary software, the formation of the basic functions of both the ordinary instrument, there are usually no special equipment features of the new instrument. Compared with the t

3、raditional instruments of its features are: better measurement accuracy and repeatability； measurement speed； system set up time is short； instrument function defined by the user； scalability； technical updates and quick. Virtual instrument software as the core, the software company Youyi U.S. NI La

4、bview virtual instrument software development platform most commonly used. Labview is a graphical programming language, mainly used to develop data acquisition, instrument control and data processing and analysis software, and powerful. Currently, the development of software in the international tes

5、t, measurement and control industry, popular, measurement and control areas in the country has also been widely used. Function Generator is a scientific research and engineering design in a widely used general-purpose equipment. The following function signal generator with a virtual design and devel

6、opment of specific description is based on graphical programming language Labview virtual instrument programming and implementation of technology. 2 2 virtual function signal generator structure and composition 2.1 Virtual Function Generator front panel This virtual function signal generator mainly

7、consists of a PCI bus, multi-function data acquisition card and appropriate software. Them installed on a PC running Windows95/98/2000/NT the machine, shall constitute a powerful function of signal generator. The design of the virtual function signal generator reference signal generator SG 1645 powe

8、r functions, front panel shown in Figure 1. Figure 1 virtual function signal generator front panel The function generators front panel function of the following components: instrument control button, the output frequency control window (including the frequency of display units), frequency fold into

9、control, waveform selection, frequency tuning button, dc bias, square wave accounts for Air ratio adjustment, the output waveform amplitude control buttons. Frequency tuning range: 0.1 1 Hz； DC bias: -10 10V； square wave duty cycle: 0 to 100%； output waveform range: 0 10V. Also increased the number

10、of modification of voltage-controlled components such as panel input count input, synchronous output, voltage output. Modification of the use of these components is intended to increase the aesthetics of the instrument, and as far as possible with real instruments consistent user interface 2.2 Virtu

11、al Function Signal Generator hardware structure This virtual function signal generator hardware input and output data acquisition card and a certain 3 configuration requirements of the PC, the data input and output depend on input data acquisition card, the definition of output achieved. This design

12、 uses the PCI-1200 data acquisition card is a good cost-effective products, with the D / A conversion functions, can generate the digital signals into analog signals and digital-analog converter and high precision, but also has filtering capabilities, which Smooth the output waveform. It supports th

13、e unipolar and bipolar analog signal input, the signal input ranges of -5 +5 V and 0 10V. Provide 16 single-ended / 8 differential analog input channels, 2 independent of the DA output channels, 24-line TTL digital I / O, 3 16-bit timer counters and other features. Some of the hardware interface for data input or output channel settings. Some of the hardware interface block diagram shown in Figure 2: Figure 2