毕业设计---基于FPGA的电子密码锁设计

《毕业设计---基于FPGA的电子密码锁设计》由会员分享，可在线阅读，更多相关《毕业设计---基于FPGA的电子密码锁设计（39页珍藏版）》请在毕设资料网上搜索。

1、摘 要 随着电子技术的发展，具有防盗报警等功能的电子密码锁代替密码量少、安全性差的机械式密码锁已是必然趋势。电子密码锁与普通机械锁相比，具有许多独特的优点：保密性好，防盗性强，可以不用钥匙，记住密码即可开锁等。目前使用的电子密码锁大部分是基于单片机技术，以单片机为主要器件，其编码器与解码器的生成为软件方式。在实际应用中，由于程序容易跑飞，系统的可靠性能较差。 本文主要阐述了一种基于现场可编程门阵列 FPGA 器件的电子密码锁的设计方法。用 FPGA 器件构造系统，所有算法完全由硬件电路来实现，使得系统的工作可靠性 大为提高。由于 FPGA 具有现场可编程功能，当设计需要更改时，只需更改 FPG

2、A中的控制和接口电路，利用 EDA 工具将更新后的设计下载到 FPGA 中即可，无需更改外部电路的设计，大大提高了设计的效率。因此，采用 FPGA 开发的数字系统，不仅具有很高的工作可靠性，而且升级也极其方便。 本文采用 EDA 技术，利用 Quartus II 工作平台和硬件描述语言，设计了一种电子密码锁，并通过一片 FPGA 芯片实现。 关键词： 电子密码锁； FPGA；硬件描述语言； EDA Abstract With the development of electronic technology, electronic password lock with burglar alarm

3、 and other functions replacing less password and poor security mechanical code lock is an inevitable trend. compared electronic password lock with ordinary mechanical locks, it has many unique advantages ： confidentiality, and security in nature, do not use the key, remember password can unlock it e

4、tc .Most electronic password locks we used now is based upon SCM technology ,SCM is its mainly device ,and the creating of encoding and decoding devices is the fashion of Software mode. In practical application, the reliability of the system may be worse because of easy running fly of the programme.

5、 This paper mainly expatiates a design method of electronic password lock based upon Field Programmable Gate Array device. We use FPGA devices to construct system , all of the algorithm entirely achieved by the hardware circuit , because of FPGA has the function of ISP , when the design needs to be

6、changed We only need to change the control and interface circuit of FPGA,EDA tools are used to download the updated design to FPGA without changing the design of the external circuit , this greatly enhance the efficiency of the design .Therefore , we use FPGA to empolder the digital system has not o

7、nly high reliability but also extremely convenient of upgrading and improvement .In this paper ,we use EDA technology , Quartus II platform and hardware description language designing an electronic password lock ,and it achieved through an FPGA chip. Key words： electronic password lock； FPGA； hardware description language； EDA